FPGA Implementation Framework for LT CODEC

نویسندگان

  • Guido Masera
  • Muhammad Usman Karim Khan
  • Muhammad Usman
  • Karim Khan
چکیده

Binary Erasure Channels (BEC) can be used to model transmission erasures, for example, symbol erasures in TCP’s link layer and network layer. In order to tackle the erasures incurred, the transceiver system relies on retransmission of the lost packets using acknowledgment and repeat request based schemes. This missing packet information or acknowledgments can be conveyed by the receiver to the transmitter via a feedback channel. However, it might become very cumbersome to continue this feedback information approach for various scenarios like broadcasting, where one receiver with low attainable data-rate (due to severe fading channel characteristics or limiting receiver resources) can dominate the whole transmission, thereby under-utilizing the channel due to wasteful retransmissions and delays. It is also possible that the requests or acknowledgments from the receiver to transmitter are erased because they pass through the same channel. Hence, forward erasure corrections are important to insure that feedback from receivers is minimal. Coding methods like Reed-Solomon (RS) and Low Density Parity Check (LDPC) etc exist for this purpose; however, they have their limitations. For example, RS codes are efficient only for small length of encoding symbols and LDPC based transmission scheme can only generate a predetermined output from a given set of input symbols to the encoder. Recently, Digital Fountain codes have been introduced where a receiver collects packets from one or more servers and once a sufficient number of encoded packets are received, irrespective of the category and order of the packets, the decoder can reconstruct the original source. Examples of Digital Fountain codes are Tornado codes, Luby Transform (LT) codes and Raptor codes. LT codes are a realization of Digital Fountain codes. They are rateless, erasure correcting codes where an encoder can in principle generate an infinite stream of encoded outputs from a finite set of inputs owing to the demand of decoder. The decoder can regenerate the encoder’s input by gathering any subset of the encoded symbols. Moreover, LT codes lend itself to be efficiently employed specially, if the packet length grows, the encoding efficiency increases. Advantages of LT codes are imminent in data storage, wireless transmission, multicasting, video streaming and parallel downloading. LT encoder is simple and efficient; however, it’s the decoder that introduces the complexity in the CODEC. The LT encoder generator matrix is not fixed and is randomly created, on the fly, using a degree and random neighbor generator. Decoder has to regenerate the generator matrix before starting actual decoding, thus, increasing the latency of operations. Gaussian elimination at decoder becomes quite inefficient for large stream sizes and Belief Propagation (BP) algorithm is utilized. But the Tanner graph structure cannot be hard-coded (due to randomly generated generator matrix),

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Hardware Entropy Decoder for Scalable Video

In the RESUME project (Reconfigurable Embedded Systems for Use in Multimedia Environments) we explore the benefits of an implementation of scalable multimedia applications using reconfigurable hardware by building an FPGA implementation of a scalable wavelet-based video decoder. In this article we present the results of our investigation into the hardware implementation of such a scalable video...

متن کامل

Design and FPGA Implementation of Integer Transform and Quantization Processor and Their Inverses for H.264 Video Encoder

This paper proposes a novel implementation of the core processors, intra prediction, the integer transform, quantization, inverse quantization and inverse transformation for H.264 Video Encoder using an FPGA. It is capable of processing video frames with the desired compression controlled by the user input. The algorithm and architecture of the core modules of the video encoder namely, horizont...

متن کامل

FPGA-Based Design of Controller for Sound Fetching from Codec Using Altera DE2 Board

ABSTRACT— The trend in hardware design is towards implementing a complete system, intended for various applications, on a single chip. In order to implement the any speech application in Altera DE2 board a controller is designed to control the CODEC and acquire the digital data from it. This paper presents an experimental design and implementation of the controller using the specification given...

متن کامل

Video CODEC Design

In this chapter we bring together some of the concepts discussed earlier and examine the issues faced by designers of video CODECs and systems that interface to video CODECs. Key issues include interfacing (the format of the input and output data, controlling the operation of the CODEC), performance (frame rate, compression, quality), resource usage (computational resources, chip area) and desi...

متن کامل

Software Defined Adaptive Codec for Cognitive Radio

Recently, Cognitive Radio has been proposed as a promising technology to improve spectrum utilization. A highly flexible SDR (Software defined Radio) system needs to configure each of its blocks to give optimum performance over the available bandwidth. Present work discusses an approach for software defined adaptive coder yielding minimum BER (Bit error rate) for emergency services over cogniti...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011